⚙ Instruction Decoder
Memory-Reference · Direct
SC (Sequence Counter)
T0
T1
T2
T3
T4
T5
T6
D7IR[15:12]=7
Memory-Reference mode
I bitIR[15]
Direct addressing (I=0)
▸ Active RTL
—
What happened